

Full SiC Super mini DIIPM APPLICATION NOTE

PSF**S92F6-A6

Table of contents

CHAPTER 1 INTRODUCTION	2
1.1 Features of Full SiC Super mini DIIPM	2
1.2 Functions	3
1.3 Target Applications	4
1.4 Product Line-up	4
1.5 The Differences between Previous Series and This Series	4
CHAPTER 2 SPECIFICATIONS AND CHARACTERISTICS	6
2.1 Super Mini Full SiC DIIPM Specifications	6
2.1.1 Maximum Ratings	6
2.1.2 Thermal Resistance	8
2.1.3 Electric Characteristics and Recommended Conditions	9
2.1.4 Mechanical Characteristics and Ratings	11
2.2 Protective Functions and Operating Sequence	12
2.2.1 Short Circuit Protection	12
2.2.2 Control Supply UV Protection	14
2.2.3 Temperature output function V_{OT}	16
2.3 Package Outlines	19
2.3.1 Package outlines	19
2.3.2 Marking	20
2.3.3 Terminal Description	21
2.4 Mounting Method	23
2.4.1 Electric Spacing	23
2.4.2 Mounting Method and Precautions	23
2.4.3 Soldering Conditions	24
CHAPTER 3 SYSTEM APPLICATION GUIDANCE	25
3.1 Application Guidance	25
3.1.1 System connection	25
3.1.2 Interface Circuit (Direct Coupling Interface example for using one shunt resistor)	26
3.1.3 Interface Circuit (Example of Optocoupler Isolated Interface)	27
3.1.4 External SC Protection Circuit with Using Three Shunt Resistors	28
3.1.5 Circuits of Signal Input Terminals and Fo Terminal	28
3.1.6 Snubber Circuit	30
3.1.7 Recommended Wiring Method around Shunt Resistor	30
3.1.8 Precaution for Wiring on PCB	32
3.1.9 Parallel operation of DIIPM	33
3.1.10 SOA of Full SiC DIIPM	33
3.1.11 SCSOA	34
3.1.12 Power Life Cycles	35
3.2 Power Loss and Thermal Dissipation Calculation	36
3.2.1 Power Loss Calculation	36
3.2.2 Temperature Rise Considerations and Calculation Example	38
3.2.3 Installation of thermocouple	39
3.3 Noise and ESD Withstand Capability	40
3.3.1 Evaluation Circuit of Noise Withstand Capability	40
3.3.2 Countermeasures and Precautions	40
3.3.3 Static Electricity Withstand Capability	41
CHAPTER 4 Bootstrap Circuit Operation	42
4.1 Bootstrap Circuit Operation	42
4.2 Bootstrap Supply Circuit Current at Switching State	43
4.3 Note for designing the bootstrap circuit	44
4.4 Initial charging in bootstrap circuit	45
CHAPTER 5 Interface Demo Board	46
5.1 Super mini DIIPM Ver.6 Interface Demo Board	46
5.2 Interface demo board pattern	48
CHAPTER 6 PACKAGE HANDLING	50
6.1 Packaging Specification	50
6.2 Handling Precautions	51

CHAPTER 1 INTRODUCTION

1.1 Features of Full SiC Super mini DIIPM

Full SiC Super Mini DIIPM (hereinafter called Full SiC DIIPM) is an ultra-small compact transfer molded intelligent power module integrating SiC MOSFET chip which is the next generation high efficiency power chips. Power chips, drive and protection circuits are integrated in the module with transfer molding resin.

Full SiC DIIPM can improve inverter efficiency drastically by embedding SiC MOSFET chips, and additionally the Full SiC DIIPM takes over conventional Super mini DIIPM Ver.6 series (such as incorporating bootstrap diode with resistor, LVIC temperature analog signal output and its de facto standard package for household electric appliances). This compatibility enables to divert the conventional inverter board easily (though partly changes required) and to expand the lineup of installed systems.

Main features of Full SiC DIIPM are as below.

- **Newly developed SiC MOSFET are integrated for improving efficiency.**
- **Current rating lineup of 15A/600V product**
- **NO requirement of negative bias by mounting MOSFET with high threshold voltage V_{Gsth} .**
- **Single DC 18V power supply drive with bootstrapping scheme.**
- **Safety operating SiC MOSFET by protection functions.**
- **Easy to replace from conventional Ver.6 due to pin and function compatibility.**

About detailed differences, please refer Section 1.5. Fig.1-1-1, Fig.1-1-2 and Fig.1-1-3 show the outline, internal cross-section structure and loss simulation results (Typical) respectively.




Fig.1-1-1 Package photograph




Fig.1-1-2 Internal cross-section structure




Fig.1-1-3 Loss simulation results (Typical)

[Common calculation condition]
 Simulation model: 3 phase PWM
 $V_{CC}=V_{DD}=300V$, $M=1$, $P.F=0.8$, **$I_o=1A_{rms}$** ,
 $f_c=5kHz$, $f_o=60Hz$, $T_j=T_{ch}=125^{\circ}C$

[Calculation condition for PSS15S92F6-AG]
 $V_D=V_{DB}=15V$, $V_{CE}=Typ.$, $V_{EC}=Typ.$,
 Switching loss=Typ.

[Calculation condition for PSF15S92F6-A6]
 $V_D=V_{DB}=18V$, $V_{DS(on)}=Typ.$, $V_{SD(on)}=Typ.$,
 Switching loss=Typ.

Full SiC Super Mini DIIPM APPLICATION NOTE

1.2 Functions

Full SiC DIIPM has following functions and inner block diagram as described in Fig.1-2-1.

- For P-side MOSFETs:
 - Drive circuit, High voltage level shift circuit;
 - Control supply under voltage (UV) lockout circuit (without fault signal output).
 - Built-in bootstrap diode (BSD) with current limiting resistor
- For N-side MOSFETs:
 - Drive circuit;
 - Short circuit (SC) protection circuit (by inserting external shunt resistor into main current path)
 - Control supply under voltage (UV) lockout circuit (with fault signal output)
 - Outputting LVIC temperature by analog signal
- Fault Signal Output
 - Corresponding to N-side MOSFET SC and N-side UV
- MOSFET Drive Supply
 - Single **DC18V** power supply (in the case of using bootstrap method)
- Control Input Interface
 - Schmitt-triggered 3V, 5V input compatible, high active logic.
- UL recognized
 - UL 1557 File E323585




Fig.1-2-1 Inner block diagram

Full SiC Super Mini DIIPM APPLICATION NOTE

1.3 Target Applications

Motor drives for household electric appliances, such as air conditioners, washing machines, refrigerators
Low power industrial motor drive except automotive applications

1.4 Product Line-up

The lineup of Full SiC Super mini DIIPM series is described in Table 1-4-1.

Table 1-4-1 Full SiC DIIPM Line-up with temperature output function

Type Name	MOSFET Rating	Motor Rating ¹⁾	Isolation voltage Viso
PSF15S92F6-A6	15A/600V	1.5kW / 220VAC	V _{iso} = 1500Vrms (Sine 60Hz, 1min All shorted pins-heat sink)
PSF25S92F6-A6	25A/600V	2.5kW / 220VAC	

(1) The motor rating is based on generally applicable motor capacity in industrial general-purpose inverters. The applicable motor capacity may vary depending on its usage conditions.

1.5 The Differences between Previous Series and This Series

Following tables show main differences between Full SiC Super mini DIIPM (Full SiC DIIPM, PSF15S92F6-A6) and Super mini DIIPM Ver.6 (DIIPM Ver.6, PSS**S92*6-AG). For more information, please refer each datasheet.

Table 1-5-1 Differences of functions and outlines

Items	PSS**S92*6-AG	PSF15S92F6-A6
	Super mini DIIPM Ver.6	Full SiC Super mini DIIPM
Collector current $\pm I_c$ Drain current $\pm I_D$	5, 10, 15, 20, 30, 35A	15, 25A
P-side control supply voltage V_{DB} ¹⁾	Typ. 15V (13V~18.5V)	Typ. 18V (15V~22V)
N-side control supply voltage V_D ¹⁾	Typ. 15V (13.5V~16.5V)	Typ. 18V (17V~19V)
Built-in bootstrap diodes	Built-in with current limiting resistor	←
Temperature protection ²⁾	OT or VOT	VOT
N-side IGBT emitter terminal N-side MOSFET source terminal	Open	←
Terminal Shape	Long	←

(1) For conventional DIIPM series such as DIIPM Ver.6, P-side and N-side control supply voltage V_{DB} and V_D are 15V typical. On the other hand, Full SiC DIIPM requires typical 18V power supply drive for V_{DB} and V_D . This higher V_{DB} and V_D enables Full SiC DIIPM to have enough current carrying capacity.

(2) Temperature protection function of Full SiC DIIPM is VOT function only.

Full SiC Super Mini DIIPM APPLICATION NOTE

Table 1-5-2 Differences of main electric characteristics and recommended operating conditions
(15A/600V, T_{ch} = 25°C, unless otherwise noted)

Items	Symbol	PSS15S92*6-AG	PSF15S92F6-A6
		Super mini DIIPM Ver.6	Full SiC Super mini DIIPM
Collector-emitter saturation voltage Drain-source on-state voltage	V _{CEsat} V _{DS(on)}	Typ. 1.70V @15A	Typ. 1.10V @15A
FWDi forward voltage Source- drain voltage	V _{EC} V _{SD(off)}	Typ. 2.50V @15A	Typ. 4.00V@15A ³⁾
Circuit current for P-side driving	I _D	Max 2.80mA	Max 3.50mA
Circuit current for P-side driving	I _{DB}	Max. 0.10mA	Max. 0.38mA
Trip voltage for P-side control supply under voltage protection	UV _{DBt}	Min. 7.0V	Min. 10.0V
Reset voltage for P-side control supply under voltage protection	UV _{DBr}	Min. 7.0V	Min. 10.5V
Bootstrap Di forward voltage	V _F	Typ. 1.7V @10mA	Typ. 1.3V @10mA
Arm shoot-through blocking time	t _{dead}	Min. 1.0μs	Min. 1.5μs
Minimum input pulse width	PWIN(on)	Min. 0.7μs ⁴⁾	Min. 0.7μs
	PWIN(off)	Min. 0.7μs ⁴⁾	Min. 1.5μs ⁵⁾

(3) Source-drain voltage means V_F of body diode when there is no ON signal at the free wheeling operation phase. When the MOSFET turning on during the free wheeling phase (i.e. complementary switching state), the channel of the MOSFET conducts by the ON signal and its current path is enlarged by the body diode portion and the MOSFET channel portion. So the conduction loss is greatly reduced compared with the case of only the body diode.

(4) DIIPM might not make response if the input signal pulse width is less than PWIN(on), PWIN(off).

(5) DIIPM might make delayed response or no response for the input signal with off pulse width less than PWIN(off). Please refer chapter 2.1.3 about delayed response.

For more detail and the other characteristics, please refer the datasheet for each product.

Full SiC Super Mini DIIPM APPLICATION NOTE

CHAPTER 2 SPECIFICATIONS AND CHARACTERISTICS

2.1 Super Mini Full SiC DIIPM Specifications

Full SiC DIIPM specifications are described below by using PSF15S92F6-A6(15A/600V) as representative example. Please also refer to its datasheets for the detailed description.

2.1.1 Maximum Ratings

The maximum ratings of PSF15S92F6-A6(15A/600V) are shown in Table 2-1-1.

Table 2-1-1 Maximum Ratings

INVERTER PART

Symbol	Parameter	Condition	Ratings	Unit
V_{DD}	Supply voltage	Applied between P-NU,NV,NW	450	V (1)
$V_{DD(surge)}$	Supply voltage (surge)	Applied between P-NU,NV,NW	500	V (2)
V_{DSS}	Drain-source voltage	-	600	V (3)
$\pm I_D$	Each MOSFET drain current	$T_c = 25^\circ\text{C}$ (Note 1)	15	A (4)
$\pm I_{DP}$	Each MOSFET drain current (peak)	$T_c = 25^\circ\text{C}$, less than 1ms	30	A
T_{ch}	Channel temperature	(Note 2)	-30~+150	$^\circ\text{C}$ (5)

Note1: Pulse width and period are limited due to channel temperature.

Note2: The maximum channel temperature rating of built-in power chips is 150°C (@ $T_c \leq 100^\circ\text{C}$). However, to ensure safe operation of DIIPM, the average channel temperature should be limited to $T_{ch(Ave)} \leq 125^\circ\text{C}$ (@ $T_c \leq 100^\circ\text{C}$).


CONTROL (PROTECTION) PART

Symbol	Parameter	Condition	Ratings	Unit
V_D	Control supply voltage	Applied between $V_{P1-V_{NC}}, V_{N1-V_{NC}}$	24	V_D
V_{DB}	Control supply voltage	Applied between $V_{UFB-U}, V_{VFB-V}, V_{WFB-W}$	24	V_{DB}
V_{IN}	Input voltage	Applied between $U_P, V_P, W_P, U_N, V_N, W_N-V_{NC}$	-0.5~ $V_D+0.5$	V_{IN}
V_{FO}	Fault output supply voltage	Applied between F_O-V_{NC}	-0.5~ $V_D+0.5$	V_{FO}
I_{FO}	Fault output current	Sink current at F_O terminal	1	mA
V_{SC}	Current sensing input voltage	Applied between $CIN-V_{NC}$	-0.5~ $V_D+0.5$	V

TOTAL SYSTEM

Symbol	Parameter	Condition	Ratings	Unit
$V_{DD(prot)}$	Self protection supply voltage limit (Short circuit protection capability)	$V_D = 17\sim 19\text{V}$, Inverter Part $T_{ch} = 125^\circ\text{C}$, non-repetitive, less than $2\mu\text{s}$	400	V (6)
T_C	Module case operation temperature	Measurement point of T_c is provided in the below Fig.	-30~+100	$^\circ\text{C}$
T_{stg}	Storage temperature	-	-40~+125	$^\circ\text{C}$
V_{iso}	Isolation voltage	60Hz, Sinusoidal, AC 1min, between connected all pins and heat sink plate	1500	V_{rms} (7)

Fig. T_c measurement position



Full SiC Super Mini DIIPM APPLICATION NOTE

[Explanation of each item]

(1)	V_{DD}	The maximum voltage can be biased between P-N. A voltage suppressing circuit such as a brake circuit is necessary if P-N voltage exceeds this value.
(2)	$V_{DD(surge)}$	The maximum P-N surge voltage in switching state. If P-N voltage exceeds this voltage, a snubber circuit is necessary to absorb the surge under this voltage.
(3)	V_{BSS}	The maximum sustained drain-source voltage of built-in MOSFET.
(4)	$\pm I_D$	The allowable current flowing into drain electrode (@ $T_c=25^\circ C$). Pulse width and period are limited due to the channel temperature T_{ch} .
(5)	T_{ch}	The maximum channel temperature rating is $150^\circ C$. But for safe operation, it is recommended to limit the average channel temperature up to $125^\circ C$. Repetitive temperature variation ΔT_{ch} affects the life time of power cycle, so refer life time curves for safety design.
(6)	$V_{DD(prot)}$	The maximum supply voltage for turning off MOSFET safely in the case of an SC or OC fault. The power chip might be damaged if supply voltage exceeds this specification.
(7)	Isolation voltage	Isolation voltage of Super mini DIIPM is the voltage between all shorted pins and copper surface of DIIPM. The maximum rating of isolation voltage of Super mini DIIPM is 1500Vrms. But if such as convex shape heat radiation fin will be used for enlarging clearance between outer terminals and heat radiation fin (2.5mm or more is recommended), it is able to correspond isolation voltage 2500Vrms. Super mini DIIPM is recognized by UL at the condition 2500Vrms with convex shape heat radiation fin.
(8)	T_c measurement position	T_c (case temperature) is defined to be the temperature just beneath the specified power chip. Please mount a thermocouple on the heat sink surface at the defined position to get accurate temperature information. Due to the control schemes such different control between P and N-side, there is the possibility that highest T_c point is different from above point. In such cases, it is necessary to change the measuring point to that under the highest power chip.




Fig.2-1-1 In the case of using convex fin (unit: mm)

[Power chip position]

Fig.2-1-2 indicates the position of the each power chips. (This figure is the view from laser marked side.)




Fig.2-1-2 Power chip position (Dimension in mm)

Full SiC Super Mini DIIPM APPLICATION NOTE

2.1.2 Thermal Resistance

Table 2-1-2 shows the thermal resistance of PSF15S92F6-A6(15A/600V).

Table 2-1-2 Thermal resistance of PSF15S92F6-A6(15A/600V)

THERMAL RESISTANCE

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
$R_{th(ch-c)Q}$	Channel to case thermal resistance (Note 3)	Inverter MOSFET part (per 1/6 module)	-	-	3.7	K/W

Note 3: Grease with good thermal conductivity and long-term endurance should be applied evenly with about +100 μ m~+200 μ m on the contacting surface of DIIPM and heat sink. The contacting thermal resistance between DIIPM case and heat sink $R_{th(c-f)}$ is determined by the thickness and the thermal conductivity of the applied grease. For reference, $R_{th(c-f)}$ is about 0.3K/W (per 1/6 module, grease thickness: 20 μ m, thermal conductivity: 1.0W/m \cdot K).

The above data shows the thermal resistance between chip channel and case at steady state. The thermal resistance goes into saturation in about 10 seconds. The unsaturated thermal resistance is called as transient thermal impedance which is shown in Fig.2-1-3. $Z_{th(j-c)}^*$ is the normalized value of the transient thermal impedance. ($Z_{th(j-c)}^* = Z_{th(j-c)} / R_{th(j-c)max}$)

For example, the MOSFET transient thermal impedance of PSF15S92F6-A6 in 0.3s is $3.7 \times 0.8 = 3.0K/W$. The transient thermal impedance isn't used for constantly current, but for short period current (ms order). (E.g. In the cases at motor starting, at motor lock...)




Fig.2-1-3 Typical transient thermal impedance

Full SiC Super Mini DIIPM APPLICATION NOTE

2.1.3 Electric Characteristics and Recommended Conditions

Table 2-1-3 shows the typical static characteristics and switching characteristics of PSF15S92F6-A6(15A/600V).

Table 2-1-3 Static characteristics and switching characteristics of PSF15S92F6-A6(15A/600V)

INVERTER PART (T_{ch} = 25°C, unless otherwise noted)

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
V _{DS(on)}	Drain-source on-state voltage	V _D =V _{DB} = 18V, V _{IN} = 5V	I _D = 15A, T _{ch} = 25°C	-	1.10	1.80	V
			I _D = 15A, T _{ch} = 125°C	-	1.00	1.65	
V _{SD(off)}	Source- drain voltage	V _D =V _{DB} = 18V, V _{IN} = 0V, -I _D = 15A	-	4.00	5.00	V	
t _{on}	Switching times	V _{DD} = 300V, V _D = V _{DB} = 18V I _D = 15A, T _{ch} = 125°C, V _{IN} = 0↔5V Inductive Load (upper-lower arm)	0.70	1.30	1.85	μs	
t _{c(on)}			-	0.10	0.36	μs	
t _{off}			-	1.50	2.10	μs	
t _{c(off)}			-	0.10	0.18	μs	
t _{rr}			-	0.10	-	μs	
I _{DSS}	Drain-Source cut-off current	V _{DS} =V _{DSS}	T _{ch} = 25°C	-	-	1	mA
			T _{ch} =125°C	-	-	10	

Switching time definition and performance test method are shown in Fig.2-1-4 and 2-1-5. Switching characteristics are measured by half bridge circuit with inductance load.




Fig.2-1-4 Switching time definition




Fig.2-1-5 Evaluation circuit (inductive load)




Fig.2-1-6 Typical switching waveform (PSF15S92F6-A6)
Conditions: V_{DD}=300V, V_D=V_{DB}=18V, I_D=15A, T_{ch}=25°C, Inductive load half-bridge circuit

Full SiC Super Mini DIIPM APPLICATION NOTE

Table 2-1-4 shows the typical control part characteristics of PSF15S92F6-A6(15A/600V).

Table 2-1-4 Control (Protection) characteristics of PSF15S92F6-A6(15A/600V)

CONTROL (PROTECTION) PART (T_{ch} = 25°C, unless otherwise noted)*

Symbol	Parameter	Condition	Limits			Unit	
			Min.	Typ.	Max.		
I _D	Circuit current	Total of V _{P1} -V _{NC} , V _{N1} -V _{NC}	V _D =18V, V _{IN} =0V	-	-	3.50	mA
I _{DB}		Each part of V _{UFB} -U, V _{VFB} -V, V _{WFB} -W	V _D =18V, V _{IN} =5V	-	-	3.50	
			V _D =V _{DB} =18V, V _{IN} =0V	-	-	0.38	
			V _D =V _{DB} =18V, V _{IN} =5V	-	-	0.38	
V _{SC(ref)}	Short circuit trip level	V _D = 18V (Note 4)	0.455	0.480	0.505	V	
UV _{DBt}	P-side Control supply under-voltage protection(UV)	T _{ch} ≤125°C	Trip level	10.0	-	12.0	V
UV _{DBr}			Reset level	10.5	-	12.5	V
UV _{Dt}	N-side Control supply under-voltage protection(UV)		Trip level	10.3	-	12.5	V
UV _{Dr}			Reset level	10.8	-	13.0	V
V _{OT}	Temperature output	Pull down R=5.1kΩ (Note 5)	LVIC Temperature=90°C	2.63	2.77	2.91	V
			LVIC Temperature=25°C	0.88	1.13	1.39	V
V _{FOH}	Fault output voltage	V _{SC} = 0V, F _O terminal pulled up to 5V by 10kΩ	4.9	-	-	V	
V _{FOL}		V _{SC} = 1V, I _{FO} = 1mA	-	-	0.95	V	
t _{FO}	Fault output pulse width	(Note 6)	20	-	-	μs	
I _{IN}	Input current	V _{IN} = 5V	0.70	1.00	1.50	mA	
V _{th(on)}	ON threshold voltage	Applied between U _P , V _P , W _P , U _N , V _N , W _N -V _{NC}	-	2.10	2.60	V	
V _{th(off)}	OFF threshold voltage		0.80	1.50	-		
V _{th(hys)}	ON/OFF threshold hysteresis voltage		0.35	0.65	-		
V _F	Bootstrap Di forward voltage	I _F =10mA including voltage drop by limiting resistor	0.9	1.3	1.7	V	
R	Built-in limiting resistance	Included in bootstrap Di	48	60	72	Ω	

Note 4 : SC protection works only for N-side MOSFETs. Please select the external shunt resistance such that the SC trip-level is less than 1.7 times of the current rating.

5 : DIIPM don't shutdown MOSFETs and output fault signal automatically when temperature rises excessively. When temperature exceeds the protective level that user defined, controller (MCU) should stop the DIIPM.

6 : Fault signal Fo outputs when SC or UV protection works. Fo pulse width is different for each protection modes. At SC failure, Fo pulse width is a fixed width (=minimum 20μs), but at UV failure, Fo outputs continuously until recovering from UV state. (But minimum Fo pulse width is 20μs.)

***) Some specifications are different between rated current. For more detail, please refer the datasheet for each product.**

Recommended operating conditions of PSF15S92F6-A6(15A/600V) are given in Table 2-1-5.

Although these conditions are the recommended but not the necessary ones, it is highly recommended to operate the modules within these conditions so as to ensure DIIPM safe operation.

Table 2-1-5 Recommended operating conditions of PSF15S92F6-A6(15A/600V)


RECOMMENDED OPERATIONAL CONDITIONS

Symbol	Parameter	Condition	Limits			Unit
			Min.	Typ.	Max.	
V _{DD}	Supply voltage	Applied between P-NU, NV, NW	0	300	400	V
V _D	Control supply voltage	Applied between V _{P1} -V _{NC} , V _{N1} -V _{NC}	17.0	18.0	19.0	V
V _{DB}	Control supply voltage	Applied between V _{UFB} -U, V _{VFB} -V, V _{WFB} -W	15.0	18.0	22.0	V
ΔV _D , ΔV _{DB}	Control supply variation	-	-1	-	+1	V/μs
t _{dead}	Arm shoot-through blocking time	For each input signal	1.5	-	-	μs
f _{PWM}	PWM input frequency	T _C ≤ 100°C, T _{ch} ≤ 125°C	-	5	20	kHz
PWIN(on)	Minimum input pulse width	-	0.7	-	-	μs
PWIN(off)		200V ≤ V _{DD} ≤ 350V, 17V ≤ V _D ≤ 19V, 15V ≤ V _{DB} ≤ 22V, -30°C ≤ T _C ≤ 100°C, N-line wiring inductance less than 10nH (Note 7)	Between rated current and 1.7 times of rated current	1.5	-	
V _{NC}	V _{NC} variation	Between V _{NC} -NU, NV, NW (including surge)	-5.0	-	+5.0	V
T _{ch}	Channel temperature	-	-20	-	+125	°C

Note 7: IPM might make delayed response or no response for the input signal with off pulse width less than PWIN(off). Please refer below about delayed response.

Full SiC Super Mini DIIPM APPLICATION NOTE

Delayed Response against Shorter Input Off Signal than PWIN(off) (P-side only)



*) Some specifications are different between rated current. For more detail, please refer the datasheet for each product.

About Control supply variation

If high frequency noise superimposed to the control supply line, IC malfunction might happen and cause DIIPM erroneous operation. To avoid such problem, line ripple voltage should meet the following specifications:

$$dV/dt \leq \pm 1V/\mu s, \quad V_{ripple} \leq 2V_{p-p}$$

2.1.4 Mechanical Characteristics and Ratings

The mechanical characteristics and ratings are shown in Table 2-1-6. Please refer to Section 2.4 for the detailed mounting instruction of Full SiC Super mini DIIPM.


Table 2-1-6 Mechanical characteristics and ratings of PSF15S92*6-A6

MECHANICAL CHARACTERISTICS AND RATINGS

Parameter	Condition	Reference	Limits			Unit
			Min.	Typ.	Max.	
Mounting torque	Mounting screw : M3 (Note 1)	JEITA ED-4701 402 Method II	0.59	0.69	0.78	N·m
Terminal strength pull	Control terminal: Load 5N Power terminal: Load 10N	JEITA ED-4701 401 Method I	10	-	-	s
Terminal strength bending	Control terminal: Load 2.5N Power terminal: Load 5N 90deg. bend	JEITA ED-4701 401 Method III	2	-	-	times
Weight	-	-	-	8.5	-	g
Heat-sink flatness	(Note 2)	-	-50	-	100	μm

Note 1: Plain washers (ISO 7089~7094) are recommended.

Note 2: Measurement point of heat sink flatness



Full SiC Super Mini DIIPM APPLICATION NOTE

2.2 Protective Functions and Operating Sequence

Full SiC DIIPM has Short circuit (SC), Under Voltage of control supply (UV) and temperature output (VOT) for protection function. The operating principle and sequence are described below.

2.2.1 Short Circuit Protection

1. General

Full SiC DIIPM uses external shunt resistor for the current detection as shown in Fig.2-2-1. The internal protection circuit inside the IC captures the excessive large current by comparing the CIN voltage generated at the shunt resistor with the referenced SC trip voltage, and perform protection automatically. The threshold voltage trip level of the SC protection $V_{sc(ref)}$ is typ. 0.48V.

In case of SC protection happens, all the gates of N-side three phase MOSFETs will be interrupted together with a fault signal output. To prevent DIIPM erroneous protection due to normal switching noise and/or recovery current, it is necessary to set an RC filter (time constant: $1.5\mu \sim 2\mu s$) to the CIN terminal input (Fig.2-2-1, 2-2-2). Also, please make the pattern wiring around the shunt resistor as short as possible.




Fig.2-2-1 SC protecting circuit




Fig.2-2-2 Filter time constant setting

2. SC protection Sequence

SC protection (N-side only with the external shunt resistor and RC filter)

- a1. Normal operation: MOSFET ON and carrying current.
- a2. Short circuit current detection (SC trigger).
(It is recommended to set RC time constant $1.5\sim 2.0\mu s$ so that MOSFET shut down within $2.0\mu s$ when SC.)
- a3. All N-side MOSFETs gate are hard interrupted.
- a4. All N-side MOSFETs turn OFF.
- a5. Fo outputs for t_{Fo} =minimum $20\mu s$.
- a6. Input = "L". MOSFET OFF
- a7. Fo finishes output, but MOSFETs don't turn on until inputting next ON signal (L→H).
(MOSFET of each phase can return to normal state by inputting ON signal to each phase.)
- a8. Normal operation: MOSFET ON and outputs current.




Fig.2-2-3 SC protection timing chart

Full SiC Super Mini DIIPM APPLICATION NOTE

3. Determination of Shunt Resistance

(1) Shunt resistance

The value of current sensing resistance is calculated by the following expression:

$$R_{Shunt} = V_{SC(ref)} / SC$$

where $V_{SC(ref)}$ is the referenced SC trip voltage.

The maximum SC trip level $SC(max)$ should be set less than the MOSFET minimum saturation current which is 1.7 times as large as the rated current. For example, the $SC(max)$ of PSF15S92F6-A6 should be set to $15 \times 1.7 = 25.5A$ or less. The parameters ($V_{SC(ref)}$, R_{Shunt}) tolerance should be considered when designing the SC trip level.

For example of PSF15S92F6-A6, there is $\pm 0.025V$ tolerance in the spec of $V_{SC(ref)}$ as shown in Table 2-2-1.

Table 2-2-1 Specification for $V_{SC(ref)}$

Condition	Min	Typ	Max	Unit
at Tch=25°C, $V_D=18V$	0.455	0.480	0.505	V

Then, the range of SC trip level can be calculated by the following expressions:

$$R_{Shunt(min)} = V_{SC(ref) max} / SC(max)$$

$$R_{Shunt(typ)} = R_{Shunt(min)} / 0.95^* \quad \text{then } SC(typ) = V_{SC(ref) typ} / R_{Shunt(typ)}$$

$$R_{Shunt(max)} = R_{Shunt(typ)} \times 1.05^* \quad \text{then } SC(min) = V_{SC(ref) min} / R_{Shunt(max)}$$

*) This is the case that shunt resistance tolerance is within $\pm 5\%$.

So, the SC trip level range is described as Table 2-2-2.

Table 2-2-2 Operative SC Range ($R_{Shunt}=19.8m\Omega$ (min), $20.8m\Omega$ (typ), $21.8m\Omega$ (max))

Condition	min.	typ.	Max.	Unit
at Tch=25°C, $V_D=18V$	20.9	23.1	25.5	A

(e.g. $19.8m\Omega$ ($R_{shunt(min)}$) = $0.505V$ (= $V_{SC(max)}$) / $25.5A$ (= $SC(max)$))

There is the possibility that the actual SC protection level becomes less than the calculated value. This is considered due to the resonant signals caused mainly by parasitic inductance and parasitic capacity. It is recommended to make a confirmation of the resistance by prototype experiment.

(2) RC Filter Time Constant

It is necessary to set an RC filter in the SC sensing circuit in order to prevent malfunction of SC protection due to noise interference. The RC time constant is determined depending on the applying time of noise interference and the SCSOA of the DIIPM.

When the voltage drop on the external shunt resistor exceeds the SC trip level, the time (t_1) that the CIN terminal voltage rises to the referenced SC trip level can be calculated by the following expression:

$$V_{SC} = R_{shunt} \cdot I_d \cdot \left(1 - e^{-\frac{t_1}{\tau}}\right)$$

$$t_1 = -\tau \cdot \ln\left(1 - \frac{V_{SC}}{R_{shunt} \cdot I_d}\right)$$

V_{sc} : the CIN terminal input voltage, I_d : the peak current, τ : the RC time constant

On the other hand, the typical time delay t_2 (from V_{sc} voltage reaches $V_{sc(ref)}$ to MOSFET gate shutdown) of IC is shown in Table 2-2-3.

Table 2-2-3 Internal time delay of IC

Item	min	typ	max	Unit
IC transfer delay time	-	-	0.6	μs

Therefore, the total delay time from an SC level current happened to the MOSFET gate shutdown becomes:

$$t_{TOTAL} = t_1 + t_2$$

Full SiC Super Mini DIIPM APPLICATION NOTE

2.2.2 Control Supply UV Protection

The UV protection is designed to prevent unexpected operating behavior as described in Table 2-2-4.

Both P-side and N-side have UV protecting function. However, fault signal (Fo) output only corresponds to N-side UV protection. Fo output continuously during UV state.

In addition, there is a noise filter (typ. 10µs) integrated in the UV protection circuit to prevent instantaneous UV erroneous trip. Therefore, the control signals are still transferred in the initial 10µs after UV happened.

Table 2-2-4 DIIPM operating behavior versus control supply voltage

Control supply voltage(V _D , V _{DB})	Operating behavior
0 – 4V (both P and N-side)	In this voltage range, built-in control IC may not work properly. Normal operating of each protection function (UV, Fo output etc.) is not also assured. Normally MOSFET does not work. But external noise may cause DIIPM malfunction (turns ON), so DC-link voltage need to start up after control supply starts-up.
4 – UV _{Dt} (N-side) 4.0 – UV _{DBt} (P-side)	<u>Within the operating range of UV function</u> UV function becomes active and output Fo (N-side only). Even if control signals are applied, MOSFET does not work.
UV _{Dt} – 17.0V(N-side) UV _{DBt} – 15.0V (P-side)	MOSFET can work, however, at this state its conducting loss and its switching loss will increase than its specification values, and result extra channel temperature rise.
17.0 – 19.0V (N-side) 15.0 – 22.0V (P-side)	<u>Recommended conditions</u> MOSFET works normally.
19.0 – 24V (N-side) 22.0 – 24V (P-side)	MOSFET works, however, at this state its switching speed becomes faster and its saturation current becomes larger than specification values, and increasing SC broken risk.
24V – (both P and N-side)	The control circuit will be destroyed.

Ripple Voltage Limitation of Control Supply

If high frequency noise superimposed to the control supply line, IC malfunction might happen and cause DIIPM erroneous operation. To avoid such problem, line ripple voltage should meet the following specifications:

$$dV/dt \leq \pm 1V/\mu s, \quad V_{ripple} \leq 2V_{p-p}$$

Recommendation of more stable Control Supply

When divert the conventional inverter board, please note that recommended condition of control power supply voltage are changed. For high frequency operation, control supply voltage will easily fluctuate and the above influences may appear conspicuously.

For Full SiC DIIPM, more stable control supply is highly recommended than the conventional DIIPMs. Please verify the actual system enough whether the supply voltage can be stably supplied within the recommended range.

Full SiC Super Mini DIIPM APPLICATION NOTE

[N-side UV Protection Sequence]

- a1. Control supply voltage V_D rising: After the voltage level reaches UV_{Dr} , the circuits start to operate when next input is applied (L→H). (MOSFET of each phase can return to normal state by inputting ON signal to each phase.)
- a2. Normal operation: MOSFET ON and carrying current.
- a3. V_D level dips to under voltage trip level. (UV_{Dt}).
- a4. All N-side MOSFETs turn OFF in spite of control input condition.
- a5. F_o outputs for t_{Fo} =minimum $20\mu s$, but output is extended during V_D keeps below UV_{Dr} .
- a6. V_D level reaches UV_{Dr} .
- a7. Normal operation: MOSFET ON and outputs current.




Fig.2-2-4 Timing chart of N-side UV protection

[P-side UV Protection Sequence]

- a1. Control supply voltage rises: After the voltage reaches UV_{DBr} , the circuits start to operate when next input is applied (L→H).
- a2. Normal operation: MOSFET ON and carrying current.
- a3. V_{DB} level dips to under voltage trip level (UV_{DBt}).
- a4. MOSFET of corresponding phase only turns OFF in spite of control input signal level, but there is no F_o signal output.
- a5. V_{DB} level reaches UV_{DBr} .
- a6. Normal operation: MOSFET ON and outputs current.




Fig.2-2-5 Timing Chart of P-side UV protection

2.2.3 Temperature output function V_{OT}

(1) Usage of this function

This function measures the temperature of control LVIC by built in temperature sensor on LVIC. The heat generated at MOSFET transfers to LVIC through molding resin of package and outer heat sink. So LVIC temperature cannot respond to rapid temperature rise of those power chips effectively. (e.g. motor lock, short circuit) It is recommended to use this function for protecting from slow excessive temperature rise by such cooling system down and continuance of overload operation. (Replacement from the thermistor which was mounted on outer heat sink currently)

[Note]

In this function, DIIPM cannot shutdown MOSFET and output fault signal by itself when temperature rises excessively. When temperature exceeds the defined protection level, controller (MCU) should stop the DIIPM.

(2) V_{OT} characteristics

V_{OT} output circuit, which is described in Fig.2-2-6, is the output of OP amplifier circuit. The current capability of V_{OT} output is described as Table 2-2-5. The characteristics of V_{OT} output vs. LVIC temperature is linear characteristics described in Fig.2-2-10. There are some cautions for using this function as below.

Table 2-2-5 Output capability ($T_c=25^\circ\text{C}$)

	min.
Source	1.7mA
Sink	0.1mA

Source: Current flow from V_{OT} to outside.
Sink : Current flow from outside to V_{OT} .




Fig.2-2-6 V_{OT} output circuit

- In the case of detecting lower temperature than room temperature

It is recommended to insert 5.1k Ω pull down resistor for getting linear output characteristics at lower temperature than room temperature. When the pull down resistor is inserted between V_{OT} and V_{NC} (control GND), the extra current calculated by V_{OT} output voltage / pull down resistance flows as LVIC circuit current continuously. In the case of only using V_{OT} for detecting higher temperature than room temperature, it isn't necessary to insert the pull down resistor.




Fig.2-2-7 V_{OT} output circuit in the case of detecting low temperature

- In the case of using with low voltage controller(MCU)

In the case of using V_{OT} with low voltage controller (e.g. 3.3V MCU), V_{OT} output might exceed control supply voltage 3.3V when temperature rises excessively. If system uses low voltage controller, it is recommended to insert a clamp Di between control supply of the controller and this output for preventing over voltage.




Fig.2-2-8 V_{OT} output circuit in the case of using with low voltage controller

Full SiC Super Mini DIIPM APPLICATION NOTE

- In the case that the protection level exceeds control supply of the controller

In the case of using low voltage controller like 3.3V MCU, if it is necessary to set the trip V_{OT} level to control supply voltage (e.g. 3.3V) or more, there is the method of dividing the V_{OT} output by resistance voltage divider circuit and then inputting to A/D converter on MCU (Fig.2-2-9). In that case, sum of the resistances of divider circuit should be as much as 5kΩ. About the necessity of clamp diode, we consider that the divided output will not exceed the supply voltage of controller generally, so it will be unnecessary to insert the clamp diode. But it should be judged by the divided output level finally.




Fig.2-2-9 V_{OT} output circuit in the case with high protection level

Full SiC Super Mini DIIPM APPLICATION NOTE

Please handle the following characteristics of VOT output vs. LVIC temperature as reference data to set over temperature protection. These curves are based on theoretical designed value excluding specified value in the target specification.




Fig.2-2-10 V_{OT} output vs. LVIC temperature

As mentioned above, the heat of power chips transfers to LVIC through the heat sink and package, so the relationship between LVIC temperature: T_{ic} (=V_{OT} output), case temperature: T_c (under the chip defined on datasheet), and channel temperature: T_{ch} depends on the system cooling condition, heat sink, control strategy, etc. This relationship may be different due to the cooling conditions. So when setting the threshold temperature for protection, it is necessary to get the relationship between them on your real system. And when setting threshold temperature T_{ic}, it is important to consider the protection temperature assures T_c ≤ 100°C and T_{ch} ≤ 150°C.

If necessary, it is possible to ship the sample with the individual data of V_{OT} vs. LVIC temperature.

Full SiC Super Mini DIIPM APPLICATION NOTE

2.3 Package Outlines

There are three terminal shapes for these products.

2.3.1 Package outlines




Fig.2-3-1 Package outline drawing (Dimension: mm)

(Note: Connect only one Vnc terminal to the system GND and leave another one open)

Full SiC Super Mini DIIPM APPLICATION NOTE

2.3.2 Marking

The laser marking specification of Full SiC DIIPM is described in Fig.2-3-2. Company name, Type name, Lot number, Made of origin, and 2D code mark are marked in the upper side of module.





Fig. 2-3-2 Laser marking view (Dimension: mm)

Lot number indicates its production year, month and running number. Refer the following for the details.
 (Example.)



Full SiC Super Mini DIIPM APPLICATION NOTE

2.3.3 Terminal Description

Table 2-3-1 Terminal description

Pin	Name	Description
1-A	(V _{NC})*2	Inner used terminal. Keep no connection It has control GND potential.
1-B	(V _{P1})*2	Inner used terminal. Keep no connection. It has control supply potential.
2	V _{UFB}	U-phase P-side drive supply positive terminal
3	V _{VFB}	V-phase P-side drive supply positive terminal
4	V _{WFB}	W-phase P-side drive supply positive terminal
5	U _P	U-phase P-side control input terminal
6	V _P	V-phase P-side control input terminal
7	W _P	W-phase P-side control input terminal
8	V _{P1}	P-side control supply positive terminal
9	V _{NC} *1	P-side control supply GND terminal
10	U _N	U-phase N-side control input terminal
11	V _N	V-phase N-side control input terminal
12	W _N	W-phase N-side control input terminal
13	V _{N1}	N-side control supply positive terminal
14	F _O	Fault signal output terminal
15	CIN	SC trip voltage detecting terminal
16	V _{NC} *1	N-side control supply GND terminal
17	V _{OT}	Temperature output
18	NW	WN-phase MOSFET Source
19	NV	VN-phase MOSFET Source
20	NU	UN-phase MOSFET Source
21	W	W-phase output terminal(W-phase drive supply GND)
22	V	V-phase output terminal (V-phase drive supply GND)
23	U	U-phase output terminal (U-phase drive supply GND)
24	P	Inverter DC-link positive terminal
25	NC	No connection (There isn't any connection inside DIIPM.)

*1) Connect only one V_{NC} terminal to the system GND and leave another one open.

*2) No.1-A,1-B are inner used terminals, so it is necessary to leave no connection.

Full SiC Super Mini DIIPM APPLICATION NOTE

Table 2-3-2 Detailed description of input and output terminals

Item	Symbol	Description
P-side drive supply positive terminal P-side drive supply GND terminal	V_{UFB-U} V_{VFB-V} V_{WFB-W}	<ul style="list-style-type: none"> • Drive supply terminals for P-side MOSFETs. • By mounting bootstrap capacitor, individual isolated power supplies are not needed for the P-side MOSFET drive. Each bootstrap capacitor is charged by the N-side V_D supply when potential of output terminal is almost GND level. • Abnormal operation might happen if the V_D supply is not aptly stabilized or has insufficient current capability due to ripple or surge. In order to prevent malfunction, a bypass capacitor with favorable frequency and temperature characteristics should be mounted very closely to each pair of these terminals. • Inserting a Zener diode (24V/1W) between each pair of control supply terminals is helpful to prevent control IC from surge destruction.
P-side control supply terminal N-side control supply terminal	V_{P1} V_{N1}	<ul style="list-style-type: none"> • Control supply terminals for the built-in HVIC and LVIC. • In order to prevent malfunction caused by noise and ripple in the supply voltage, a bypass capacitor with favorable frequency characteristics should be mounted very closely to these terminals. • Carefully design the supply so that the voltage ripple caused by noise or by system operation is within the specified minimum limitation. • It is recommended to insert a Zener diode (24V/1W) between each pair of control supply terminals to prevent surge destruction.
N-side control GND terminal	V_{NC}	<ul style="list-style-type: none"> • Control ground terminal for the built-in HVIC and LVIC. • Ensure that line current of the power circuit does not flow through this terminal in order to avoid noise influences. • Connect only one V_{NC} terminal (9 or 16pin) to the GND, and leave another one open.
Control input terminal	U_P, V_P, W_P U_N, V_N, W_N	<ul style="list-style-type: none"> • Control signal input terminals. Voltage input type. • These terminals are internally connected to Schmitt trigger circuit. • The wiring of each input should be as short as possible to protect the DIIPM from noise interference. • Use RC filter in case of signal oscillation. (Pay attention to threshold voltage of input terminal, because input circuit has pull down resistor (min 3.3kΩ))
Short-circuit trip voltage detecting terminal	CIN	<ul style="list-style-type: none"> • For inverter part SC protection, input the potential of shunt resistor to CIN terminal through RC filter (for the noise immunity). • The time constant of RC filter is recommended to be up to 2μs.
Fault signal output terminal	Fo	<ul style="list-style-type: none"> • Fault signal output terminal. • Fo signal line should be pulled up to a 5V logic supply with over 5kΩ resistor (for limiting the Fo sink current I_{Fo} up to 1mA.) Normally 10kΩ is recommended.
Temperature output terminal	V_{OT}	<ul style="list-style-type: none"> • LVIC temperature is output by analog signal. • This terminal is connected to the output of OP amplifier internally. • It is recommended to connect 5.1kΩ pulldown resistor if output linearity is necessary under room temperature.
Inverter DC-link positive terminal	P	<ul style="list-style-type: none"> • DC-link positive power supply terminal. • Internally connected to the Drains of all P-side MOSFETs. • To suppress surge voltage caused by DC-link wiring or PCB pattern inductance, smoothing capacitor should be located very closely to the P and N terminal of DIIPM. It is also effective to add small film capacitor with good frequency characteristics.
Inverter DC-link negative terminal	NU, NV, NW	<ul style="list-style-type: none"> • Open Source terminal of each N-side MOSFET • Usually, these terminals are connected to the power GND through individual shunt resistor.
Inverter power output terminal	U, V, W	<ul style="list-style-type: none"> • Inverter output terminals for connection to inverter load (e.g. motor). • Each terminal is internally connected to the intermediate point of the corresponding MOSFET half bridge arm.

Note: Use oscilloscope to check voltage waveform of each power supply terminals and P&N terminals, the time division of OSC should be set to about 1 μ s/div. Please ensure the voltage (including surge) not exceed the specified limitation.

Full SiC Super Mini DIIPM APPLICATION NOTE

2.4 Mounting Method

This section shows the electric spacing and mounting precautions of Full SiC DIIPM.

2.4.1 Electric Spacing

The electric spacing specification of Full SiC DIIPM is shown in Table 2-4-1

Table 2-4-1 Minimum insulation distance of Full SiC DIIPM

	Clearance (mm)	Creepage (mm)
Between live terminals with high potential	2.50	3.00
Between terminals and heat sink	1.45	1.50

2.4.2 Mounting Method and Precautions

When installing the module to the heat sink, excessive or uneven fastening force might apply stress to inside chips. Then it will lead to a broken or degradation of the chips or insulation structure. The recommended fastening procedure is shown in Fig.2-4-1. When fastening, it is necessary to use the torque wrench and fasten up to the specified torque. And pay attention to the foreign particle on the contact surface between the module and the heat sink. Even if the fixing of heatsink was done by proper procedure and condition, there is a possibility of damaging the package because of tightening by unexpected excessive torque or tucking particle. For ensuring safety it is recommended to conduct the confirmation test(e.g. insulation inspection) on the final product after fixing the DIIPM with the heatsink.




Fig.2-4-1 Recommended screw fastening order

Temporary fastening
(1)→(2)

Permanent fastening
(1)→(2)

Note: Generally, the temporary fastening torque is set to 20-30% of the maximum torque rating. Not care the order of fastening (1) or (2), but need to fasten alternately.

Table 2-4-2 Mounting torque and heat sink flatness specifications

Item	Condition	Min.	Typ.	Max.	Unit
Mounting torque	Recommended 0.69N·m, Screw : M3	0.59	-	0.78	N·m
Flatness of outer heat sink	Refer Fig.2-4-2	-50	-	+100	μm

Note : Recommend to use plain washer (ISO7089-7094) in fastening the screws.




Fig.2-4-2 Measurement point of heat sink flatness

For effective heat dissipation, it is necessary to enlarge the contact area as much as possible to minimize the contact thermal resistance. Regarding the heat sink flatness (warp/concavity and convexity) on the module installation surface, the surface finishing-treatment should be within Rz12.

Evenly apply thermally-conductive grease with 100μ-200μm thickness over the contact surface between a module and a heat sink, which is also useful for preventing corrosion. Furthermore, the grease should be with stable quality and long-term endurance within wide operating temperature range. The contacting thermal resistance between DIIPM case and heat sink $R_{th(c-f)}$ is determined by the thickness and the thermal conductivity of the applied grease. For reference, $R_{th(c-f)}$ is about 0.3K/W (per 1/6 module, grease thickness: 20μm, thermal conductivity: 1.0W/m·k). When applying grease and fixing heat sink, pay attention not to take air into grease. It might lead to make contact thermal resistance worse or loosen fixing in operation.

Full SiC Super Mini DIIPM APPLICATION NOTE

2.4.3 Soldering Conditions

The recommended soldering condition is mentioned as below.
 (Note: The reflow soldering cannot be recommended for DIIPM.)

(1) Flow (wave) Soldering

DIIPM is tested on the condition described in Table 2-4-3 about the soldering thermostability, so the recommended conditions for flow (wave) soldering are soldering temperature is up to 265°C and the immersion time is within 11s.

However, the condition might need some adjustment based on flow condition of solder, the speed of the conveyer, the land pattern and the through-hole shape on the PCB, etc.

It is necessary to confirm whether it is appropriate or not for your real PCB finally.

Table 2-4-3 Reliability test specification

Item	Condition
Soldering thermostability	260±5°C, 10±1s

(2) Hand soldering

Since the temperature impressed upon the DIIPM may change based on the soldering iron types (wattages, shape of soldering tip, etc.) and the land pattern on PCB, the unambiguous hand soldering condition cannot be decided.

As a general requirement of the temperature profile for hand soldering, the temperature of the root of the DIIPM terminal should be kept 150°C or less for considering glass transition temperature (Tg) of the package molding resin and the thermal withstand capability of internal chips. Therefore, it is necessary to check the DIIPM terminal root temperature, solderability and so on in your real PCB, when configure the soldering temperature profile. (It is recommended to set the soldering time as short as possible.)

For reference, the evaluation example of hand soldering with 50W soldering iron is described as below.

[Evaluation method]

a. Sample: Super mini DIIPM

b. Evaluation procedure

- Put the soldering tip of 50W iron (temperature set to 350/400°C) on the terminal within 1mm from the toe.
- (The lowest heat capacity terminal (=control terminal) is selected.)
- Measure the temperature rise of the terminal root part by the thermocouple installed on the terminal root.




Fig.2-4-3 Heating and measuring point




Fig.2-4-4 Temperature alteration of the terminal root (Example)

[Note]

For soldering iron, it is recommended to select one for semiconductor soldering (12~24V low voltage type, and the earthed iron tip) and with temperature adjustment function.

CHAPTER 3 SYSTEM APPLICATION GUIDANCE

3.1 Application Guidance

This chapter states Full SiC DIIPM application method and interface circuit design hints.

3.1.1 System connection

- C1: Electrolytic type with good temperature and frequency characteristics.
Note: the capacitance also depends on the PWM control strategy of the application system
- C2: 0.22 μ F ceramic capacitor with good temperature, frequency and DC bias characteristics
- C3: 0.1 μ -0.22 μ F Film capacitor (for snubber)
- D1: Zener diode 24V/1W for surge absorber




Fig.3-1-1 Application System block diagram

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.2 Interface Circuit (Direct Coupling Interface example for using one shunt resistor)

Fig.3-1-2 shows a typical application circuit of interface schematic, in which control signals are transferred directly input from a controller (e.g. MCU, DSP).




Fig.3-1-2 Interface circuit example in the case of using with one shunt resistor

- (1) If control GND is connected with power GND by common broad pattern, it may cause malfunction by power GND fluctuation. It is recommended to connect control GND and power GND at only a point N1 (near the terminal of shunt resistor).
- (2) It is recommended to insert a Zener diode D1(24V/1W) between each pair of control supply terminals to prevent surge destruction.
- (3) To prevent surge destruction, the wiring between the smoothing capacitor and the P, N1 terminals should be as short as possible. Generally a 0.1-0.22 μ F snubber capacitor C3 between the P-N1 terminals is recommended.
- (4) R1, C4 of RC filter for preventing protection circuit malfunction is recommended to select tight tolerance, temp-compensated type. The time constant R1C4 should be set so that SC current is shut down within 2 μ s. (1.5 μ s~2 μ s is general value.) SC interrupting time might vary with the wiring pattern, so the enough evaluation on the real system is necessary.
- (5) To prevent malfunction, the wiring of A, B, C should be as short as possible.
- (6) The point D at which the wiring to CIN filter is divided should be near the terminal of shunt resistor. NU, NV, NW terminals should be connected at near NU, NV, NW terminals.
- (7) All capacitors should be mounted as close to the terminals as possible. (C1: good temperature, frequency characteristic electrolytic type and C2: 0.22 μ -2 μ F, good temperature, frequency and DC bias characteristic ceramic type are recommended.)
- (8) Input drive is High-active type. There is a minimum 3.3k Ω pull-down resistor in the input circuit of IC. To prevent malfunction, the wiring of each input should be as short as possible. When using RC coupling circuit, make sure the input signal level meet the turn-on and turn-off threshold voltage.
- (9) Fo output is open drain type. It should be pulled up to MCU or control power supply (e.g. 5V, 18V) by a resistor that makes I_{Fo} up to 1mA. (I_{Fo} is estimated roughly by the formula of control power supply voltage divided by pull-up resistance. In the case of pulled up to 5V, 10k Ω (5k Ω or more) is recommended.)
- (10) Thanks to built-in HVIC, direct coupling to MCU without any optocoupler or transformer isolation is possible.
- (11) Two V_{NC} terminals (9 & 16 pin) are connected inside DIIPM, please connect either one to the 18V power supply GND outside and leave another one open.
- (12) If high frequency noise superimposed to the control supply line, IC malfunction might happen and cause DIIPM erroneous operation. To avoid such problem, line ripple voltage should meet dV/dt \leq +/-1V/ μ s, V_{ripple} \leq 2Vp-p.

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.4 External SC Protection Circuit with Using Three Shunt Resistors




Fig.3-1-4 Interface circuit example

Note:

- (1) It is necessary to set the time constant $R_t C_t$ of external comparator input so that MOSFET stop within $2\mu s$ when short circuit occurs. SC interrupting time might vary with the wiring pattern, comparator speed and so on.
- (2) The threshold voltage V_{ref} should be set up the same rating of short circuit trip level ($V_{sc(ref)}$ typ. 0.48V).
- (3) Select the external shunt resistance so that SC trip-level is less than specified value.
- (4) To avoid malfunction, the wiring A, B, C should be as short as possible.
- (5) The point D at which the wiring to comparator is divided should be near the terminal of shunt resistor.
- (6) OR output high level should be over 0.505V (=maximum $V_{sc(ref)}$).
- (7) GND of Comparator, V_{ref} circuit and C_t should be not connected to noisy power GND but to control GND wiring.

3.1.5 Circuits of Signal Input Terminals and Fo Terminal

(1) Internal Circuit of Control Input Terminals

DIIPM is high-active input logic. A 3.3kΩ(min) pull-down resistor is built-in each input circuits of the DIIPM as shown in Fig.3-1-5, so external pull-down resistor is not needed.

Furthermore, by lowering the turn on and turn off threshold value of input signal as shown in Table 3-1-1, a direct coupling to 3V class microcomputer or DSP becomes possible.




Fig.3-1-5 Internal structure of control input terminals

Table 3-1-1 Input threshold voltage ratings(Tch=25°C)

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Turn-on threshold voltage	$V_{th(on)}$	$U_P, V_P, W_P - V_{NC}$ terminals $U_N, V_N, W_N - V_{NC}$ terminals	-	2.10	2.60	V
Turn-off threshold voltage	$V_{th(off)}$		0.80	1.50	-	
Threshold voltage hysteresis	$V_{th(hys)}$		0.35	0.65	-	

Note: There are specifications for the minimum input pulse width in Full SiC DIIPM. DIIPM might make no response if the input signal pulse width (both on and off) is less than the specified value. Please refer to the datasheet for the specification. (The specification of min. width is different due to the current rating.)

Full SiC Super Mini DIIPM APPLICATION NOTE




Fig.3-1-6 Control input connection

Note: The RC coupling (parts shown in the dotted line) at each input depends on user's PWM control strategy and the wiring impedance of the printed circuit board.

The DIIPM signal input section integrates a 3.3kΩ(min) pull-down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.

(2) Internal Circuit of Fo Terminal

Fo terminal is an open drain type, it should be pulled up to a 5V supply as shown in Fig.3-1-6. Fig.3-1-7 shows the typical V-I characteristics of Fo terminal. The maximum sink current of Fo terminal is 1mA. If optocoupler is applied to this output, please pay attention to the optocoupler drive ability.

Table 3-1-2 Electric characteristics of Fo terminal

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Fault output voltage	V_{FOH}	$V_{SC}=0V, F_o=10k\Omega, 5V$ pulled-up	4.9	-	-	V
	V_{FOL}	$V_{SC}=1V, F_o=1mA$	-	-	0.95	V




Fig.3-1-7 Fo terminal typical V-I characteristics ($V_D=18V, T_{ch}=25^\circ C$)

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.6 Snubber Circuit

To prevent DIIPM failure by extra surge, the wiring length between the smoothing capacitor and DIIPM P terminal - N1 points (shunt resistor terminal) should be as short as possible. Also, a 0.1μ~0.22μF/630V snubber capacitor should be mounted in the DC-link and near to P, N1.

There are two positions ((1) or (2)) to mount a snubber capacitor as shown in Fig.3-1-8. Snubber capacitor should be installed in the position (2) to suppress surge voltage effectively. However, the charging and discharging currents generated by the wiring inductance and the snubber capacitor will flow through the shunt resistor, which might cause erroneous protection if this current is large enough.

To suppress the surge voltage maximally, the wiring at part-A (including shunt resistor parasitic inductance) should be as small as possible. A better wiring example is shown in location (3).




Fig.3-1-8 Recommended snubber circuit location

3.1.7 Recommended Wiring Method around Shunt Resistor

External shunt resistor is employed to detect short-circuit accident. A longer wiring between the shunt resistor and DIIPM causes so much large surge that might damage built-in IC. To decrease the pattern inductance, the wiring between the shunt resistor and DIIPM should be as short as possible and using low inductance type resistor such as SMD resistor instead of long-lead type resistor.




Fig.3-1-9 Wiring instruction (In the case of using with one shunt resistor)

Full SiC Super Mini DIIPM APPLICATION NOTE




Fig.3-1-10 Wiring instruction (In the case of using with three shunt resistor)

Influence of pattern wiring around the shunt resistor is shown below.




Fig.3-1-11 External protection circuit

(1) Influence of the part-A wiring

The ground of N-side MOSFET gate is V_{NC} . If part-A wiring pattern in Fig.3-1-11 is too long, extra voltage generated by the wiring parasitic inductance will result the potential of MOSFET Source variation during switching operation. Please install shunt resistor as close to the N terminal as possible.

(2) Influence of the part-B wiring

The part-B wiring affects SC protection level. SC protection works by detecting the voltage of the CIN terminals. If part-B wiring is too long, extra surge voltage generated by the wiring inductance will lead to deterioration of SC protection level. It is necessary to connect CIN and V_{NC} terminals directly to the two ends of shunt resistor and avoid long wiring.

(3) Influence of the part-C wiring pattern

C1R2 filter is added to remove noise influence occurring on shunt resistor. Filter effect will dropdown and noise will easily superimpose on the wiring if part-C wiring is too long. It is necessary to install the C1R2 filter near CIN, V_{NC} terminals as close as possible.

(4) Influence of the part-D wiring pattern

Part-D wiring pattern gives influence to all the items described above, maximally shorten the GND wiring is expected.

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.8 Precaution for Wiring on PCB




Fig.3-1-12 Precaution for wiring on PCB

The case example of trouble due to PCB pattern

	Case example	Matter of trouble
1	•Control GND pattern overlaps power GND pattern.	The surge, generated by the wiring pattern and di/dt of noncontiguous big current flows to power GND, transfers to control GND pattern. It causes the control GND level fluctuation, so that the input signal based on the control GND fluctuates too. Then the arm short might occur.
	•Ground loop pattern exists.	Stray current flows to GND loop pattern, so that the control GND level and input signal level (based on the GND) fluctuates. Then the arm short might occur.
2	•Large inductance of wiring between N and N1 terminal	Long wiring pattern has big parasitic inductance and generates high surge when switching. This surge causes the matter as below. •HVIC malfunction due to VS voltage (output terminal potential) dropping excessively. •LVIC surge destruction
3	Capacitors or zener diodes are nothing or located far from the terminals.	IC surge destruction or malfunction might occur.
4	The input lines are located parallel and close to the floating supply lines for P-side drive.	Cross talk noise might be transferred through the capacitance between these floating supply lines and input lines to DIIPM. Then incorrect signals are input to DIIPM input, and arm short (short circuit) might occur.

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.9 Parallel operation of DIIPM

Fig.3-1-13 shows the circuitry of parallel connection of two DIIPMs. Route (1) and (2) indicate the gate charging path of low-side MOSFET in DIIPM No.1 & 2 respectively. In the case of DIIPM 1, the parasitic inductance becomes large by long wiring and it might have a negative effect on DIIPM's switching operation. (Charging operation of bootstrap capacitor for high-side might be affected too.) Also, such a wiring makes DIIPM be affected by noise easily, then it might lead to malfunction. If more DIIPMs are connected in parallel, GND pattern becomes longer and the influence to other circuit (protection circuit etc.) by the fluctuation of GND potential is conceivable, therefore parallel connection is not recommended.

Because DIIPM doesn't consider the fluctuation of characteristics between each phase definitely, it cannot be recommended to drive same load by parallel connection with other phase MOSFET or MOSFET of other DIIPM.




Fig.3-1-13 Parallel operation

3.1.10 SOA of Full SiC DIIPM

The following describes the SOA (Safety Operating Area) of the Full SiC DIIPM.

- V_{DSS} : Maximum rating of MOSFET Drain-Source voltage
- V_{DD} : Supply voltage applied on P-N terminals
- $V_{DD(surge)}$: Total amount of V_{DD} and surge voltage generated by the wiring inductance and the DC-link capacitor.
- $V_{DD(prot)}$: DC-link voltage that DIIPM can protect itself.




Fig.3-1-14 SOA at switching mode and short-circuit mode

In Case of switching

V_{DSS} represents the maximum voltage rating (600V) of the MOSFET. By subtracting the surge voltage (100V or less) generated by internal wiring inductance from V_{DSS} is $V_{DD(surge)}$, that is 500V. Furthermore, by subtracting the surge voltage (50V or less) generated by the wiring inductor between DIIPM and DC-link capacitor from $V_{DD(surge)}$ derives V_{DD} , that is 450V.

In Case of Short-circuit

V_{DSS} represents the maximum voltage rating (600V) of the MOSFET. By Subtracting the surge voltage (100V or less) generated by internal wiring inductor from V_{DSS} is $V_{DD(surge)}$, that is, 500V. Furthermore, by subtracting the surge voltage (100V or less) generated by the wiring inductor between the DIIPM and the electrolytic capacitor from $V_{DD(surge)}$ derives V_{DD} , that is, 400V.

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.11 SCSOA

Fig.3-1-15~16 shows the typical SCSOA performance curves of this series.

Conditions: $V_{DD}=400V$, $T_{ch}=125^{\circ}C$ at initial state, $V_{DD(surge)}\leq 500V$ (surge included), non-repetitive, 2m load

In the case of PSF15S92F6-A6, it can shutdown safely an SC current that is about 13 times of its current rating under the conditions only if the MOSFET conducting period is less than $4\mu s$ when $V_D=19V$. Since the SCSOA operation area will vary with the control supply voltage, DC-link voltage, and etc, it is necessary to set time constant of RC filter with a margin.




Fig.3-1-15 Typical SCSOA curve of PSF15S92F6-A6




Fig.3-1-16 Typical SCSOA curve of PSF25S92F6-A6

Full SiC Super Mini DIIPM APPLICATION NOTE

3.1.12 Power Life Cycles

When DIIPM is in operation, repetitive temperature variation will happen on the MOSFET channels (ΔT_{ch}). The amplitude and the times of the channel temperature variation affect the device lifetime.

Fig.3-1-17 shows the MOSFET power cycle curve as a function of average channel temperature variation (ΔT_{ch}).

(The curve is a regression curve based on 3 points of ΔT_{ch} =46, 88, 98K with regarding to failure rate of 0.1%, 1% and 10%. These data are obtained from the reliability test of intermittent conducting operation)




Fig.3-1-17 Power cycle curve

3.2 Power Loss and Thermal Dissipation Calculation**3.2.1 Power Loss Calculation**

Simple expressions for calculating average power loss are given below:

- Scope

The power loss calculation intends to provide users a way of selecting a matched power device for their VVVF inverter application. However, it is not expected to use for limit thermal dissipation design.

- Assumptions

- (1) PWM controlled VVVF inverter with sinusoidal output;
- (2) PWM signals are generated by the comparison of sine waveform and triangular waveform.
- (3) Duty amplitude of PWM signals varies between $\frac{1-D}{2} \sim \frac{1+D}{2}$ (%/100), (D: modulation depth).
- (4) Output current varies with $I_{cp} \cdot \sin x$ and it does not include ripple.
- (5) Power factor of load output current is $\cos\theta$, ideal inductive load is used for switching.
- (6) When turning on the signal (like complementary switching), the channel of the MOSFET conducts by the ON signal and its current path is parallel to the body diode portion and the MOSFET channel portion. (So-called Reverse conduction of MOSFET)

- Expressions Derivation

PWM signal duty is a function of phase angle x as $\frac{1+D \times \sin x}{2}$ which is equivalent to the output voltage variation. From the power factor $\cos\theta$, the output current and its corresponding PWM duty at any phase angle x can be obtained as below:

$$\begin{aligned} \text{Output current} &= I_{DP} \times \sin x \\ \text{PWM Duty} &= \frac{1 + D \times \sin(x + \theta)}{2} \end{aligned}$$

Then, $V_{DS(on)}$ and $V_{SD(on)}$ at the phase x can be calculated by using a linear approximation:

$$\begin{aligned} V_{DS(on)} &= V_{DS(on)} (@ I_{DP} \times \sin x) \\ V_{SD(on)} &= (-1) \times V_{SD(on)} (@ I_{SP} (= I_{DP}) \times \sin x) \end{aligned}$$

Thus, the static loss of MOSFET is given by:

$$\frac{1}{2\pi} \int_0^{\pi} (I_{DP} \times \sin x) \times V_{DS(on)} (@ I_{DP} \times \sin x) \times \frac{1 + D \sin(x + \theta)}{2} \bullet dx$$

Similarly, the static loss of MOSFET reverse conduction is given by:

$$\frac{1}{2\pi} \int_{\pi}^{2\pi} ((-1) \times I_{DP} \times \sin x) ((-1) \times V_{SD(on)} (@ I_{DP} \times \sin x) \times \frac{1 + D \sin(x + \theta)}{2}) \bullet dx$$

On the other hand, the dynamic loss of MOSFET, which does not depend on PWM duty, is given by:

$$\frac{1}{2\pi} \int_0^{\pi} (P_{sw(on)} (@ I_{DP} \times \sin x) + P_{sw(off)} (@ I_{DP} \times \sin x)) \times fc \bullet dx$$

Full SiC Super Mini DIIPM APPLICATION NOTE

MOSFET recovery characteristics can be approximated by the ideal curve shown in Fig.3-2-1, and its dynamic loss can be calculated by the following expression:




Fig.3-2-1 Ideal MOSFET recovery characteristics curve

$$P_{SW} = \frac{I_{rr} \times V_{DD} \times t_{rr}}{4}$$

Recovery occurs only in the half cycle of the output current, thus the dynamic loss is calculated by:


$$\begin{aligned} & \frac{1}{2} \int_{\pi}^{2\pi} \frac{I_{rr}(@ I_{DP} \times \sin x) \times V_{DD} \times t_{rr}(@ I_{DP} \times \sin x)}{4} \times fc \cdot dx \\ & = \frac{1}{8} \int_{\rho}^{2\pi} I_{rr}(@ I_{DP} \times \sin x) \times V_{DD} \times t_{rr}(@ I_{DP} \times \sin x) \times fc \cdot dx \end{aligned}$$

- Attention of applying the power loss simulation for inverter designs
 - Divide the output current period into fine-steps and calculate the losses at each step based on the actual values of PWM duty, output current, $V_{DS(on)}$, $V_{SD(on)}$, and Psw corresponding to the output current. The worst condition is most important.
 - PWM duty depends on the signal generating way.
 - The relationship between output current waveform or output current and PWM duty changes with the way of signal generating, load, and other various factors. Thus, calculation should be carried out on the basis of actual waveform data.
 - $V_{DS(on)}$, $V_{SD(on)}$ and Psw(on, off) should be the values at $T_{ch}=125^{\circ}C$.

Full SiC Super Mini DIIPM APPLICATION NOTE


3.2.2 Temperature Rise Considerations and Calculation Example

Fig.3-2-2 and Fig.3-2-3 show the typical characteristics of allowable motor rms current versus carrier frequency under the following inverter operating conditions based on power loss simulation results. Fig.3-2-2 shows Full SiC DIIPM series characteristics. Fig.3-2-3 shows reference comparison data between Full SiC DIIPM and Super mini DIIPM Ver.6 series (PSS15S92*6-AG).



[Common calculation condition]
 Simulation model: 3 phase PWM
 $V_{DD}=300V$, $M=1$, $P.F=0.8$, $f_o=60Hz$,
 $T_{ch}=125^{\circ}C$, $T_c=100^{\circ}C$, $\Delta T_{(ch-c)}=25K$,
 $R_{th(ch-c)}=Max.$ $V_D=V_{DB}=18V$, $V_{DS(on)}=Typ.$,
 $V_{SD(on)}=Typ.$, Switching loss=Typ.

Fig.3-2-2 Effective current-carrier frequency characteristics



[Common calculation condition]
 Simulation model: 3 phase PWM
 $V_{CC}=V_{DD}=300V$, $M=1$, $P.F=0.8$, $f_o=60Hz$,
 $T_j=T_{ch}=125^{\circ}C$, $T_c=100^{\circ}C$, $\Delta T_{(ch-c)}=25K$,
 $R_{th(ch-c)}=Max.$

[Calculation condition for PSS15S92*6-AG]
 $V_D=V_{DB}=15V$, $V_{CE}=Typ.$, $V_{EC}=Typ.$,
 Switching loss=Typ.

[Calculation condition for PSF15S92F6-A6]
 $V_D=V_{DB}=18V$, $V_{DS(on)}=Typ.$, $V_{SD(on)}=Typ.$,
 Switching loss=Typ.

Fig.3-2-3 Effective current-carrier frequency characteristics (Compared to Super mini DIIPM Ver.6)

Fig.3-2-2 and Fig.3-2-3 show examples of estimating allowable inverter output rms current under different carrier frequency and permissible maximum operating temperature condition ($T_c=100^{\circ}C$. $T_{ch}=125^{\circ}C$). The results may change for different control strategy and motor types. Anyway please ensure that there is no large current over device rating flowing continuously.

The inverter loss can be calculated by the free power loss simulation software is uploaded to the web site.
 URL: <http://www.MitsubishiElectric.com/semiconductors/>

Full SiC Super Mini DIIPM APPLICATION NOTE

3.2.3 Installation of thermocouple

Installation of thermocouple for measurement of DIIPM case temperature is shown below.

Point for installing thermocouple in heat sink is shown in Fig.3-2-6. In some control schemes, temperature measurement point at the following may not be highest case temperature. In such cases, it is necessary to change the measurement point to that under the highest power chip. (Refer previous figure of power chip position.)




Fig. 3-2-6 Point for installing thermocouple in external heat sink

Installation of thermocouple is shown in Fig.3-2-7. After making a hole under the chip with largest loss into the heat sink, the thermocouple is inserted in this hole and fixed by hammering around the hole with a centerpunch. After fixing the thermocouple, please sandpaper the thermocouple installing surface to make flat surface.




Fig. 3-2-7 Example of installation of thermocouple

Full SiC Super Mini DIIPM APPLICATION NOTE

3.3 Noise and ESD Withstand Capability

3.3.1 Evaluation Circuit of Noise Withstand Capability

Full SiC DIP have been confirmed to be with over +/-2.0kV noise withstand capability by the noise evaluation under the conditions shown in Fig.3-3-1. However, noise withstand capability greatly depends on the test environment, the wiring patterns of control substrate, parts layout, and other factors; therefore an additional confirmation on prototype is necessary.

Test conditions:

$V_{DD}=300V$, $V_D=18V$, $T_a=25^{\circ}C$, no load

Scheme of applying noise: From AC line (R, S, T), Period $T=16ms$, Pulse width $t_w=0.05-1\mu s$, input in random.

Test circuit:




Fig.3-3-1 Noise withstand capability evaluation circuit

C1: AC line common-mode filter 4700pF, 18V single power supply, Test is performed with IM, PWM signals are input from microcomputer by using optocouplers

3.3.2 Countermeasures and Precautions

DIIPM improves noise withstand capabilities by means of reducing parts quantity, lowering internal wiring parasitic inductance, and reducing leakage current. But when the noise affects on the control terminals of DIIPM (due to wiring pattern on PCB), the short circuit or malfunction of SC protection may occur. In that case, below countermeasures are recommended.




Fig.3-3-2 Example of countermeasures for inverter part

Full SiC Super Mini DIIPM APPLICATION NOTE

3.3.3 Static Electricity Withstand Capability

Full SiC DIP has been confirmed the change in the V-I characteristics between each terminal and VNC or N terminal before and after applying positive and negative voltage. The test circuit is shown in Fig.3-3-3 and Fig.3-3-4. Its RC constant is set $R=0\Omega$, $C=200\text{pF}$ for MM method, and $R=1.5\text{k}\Omega$, $C=100\text{pF}$ for HBM method.

For MM method, Full SiC DIP has been confirmed to be with +/-200V or more withstand capability against static electricity. It also has been confirmed to be with +/-1kV or more for HBM method.

For further details, please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor.

Conditions: Surge voltage increases by degree and only one-shot surge pulse is impressed at each surge voltage.
(Limit voltage of surge simulator: $\pm 4.0\text{kV}$, Judgment method; change in V-I characteristic)




Fig.3-3-3 LVIC terminal Surge Test circuit




Fig.3-3-4 HVIC terminal Surge Test circuit

CHAPTER 4 Bootstrap Circuit Operation

4.1 Bootstrap Circuit Operation

For three phase inverter circuit driving, normally four isolated control supplies (three for P-side driving and one for N-side driving) are necessary. But using floating control supply with bootstrap circuit can reduce the number of isolated control supplies from four to one (N-side control supply).

Bootstrap circuit consists of a bootstrap diode(BSD), a bootstrap capacitor(BSC) and a current limiting resistor. (Full SiC Super mini DIIPM integrates BSD and limiting resistor and can make bootstrap circuit by adding outer BSC only.) It uses the BSC as a control supply for driving P-side MOSFET. The BSC supplies gate charge when P-side MOSFET turning ON and circuit current of logic circuit on P-side driving IC (Fig.4-1-2). Since a capacitor is used as substitute for isolated supply, its supply capability is limited. This floating supply driving with bootstrap circuit is suitable for small supply current products like DIIPM.

Charge consumed by driving circuit is re-charged from N-side 18V control supply to BSC via current limiting resistor and BSD when voltage of output terminal (U, V or W) goes down to GND potential in inverter operation. But there is the possibility that enough charge doesn't perform due to the conditions such as switching sequence, capacitance of BSC and so on. Deficient charge leads to low voltage of BSC and might work under voltage protection (UV). This situation makes the loss of P-side MOSFET increase by low gate voltage or stop switching. So it is necessary to consider and evaluate enough for designing bootstrap circuit. For more detail information about driving by the bootstrap circuit, refer the DIIPM application note "*Bootstrap Circuit Design Manual*"

The BSD characteristics for Full SiC Super mini DIIPM and the circuit current characteristics in switching situation of P-side MOSFET are described as below.




Fig.4-1-1 Bootstrap Circuit Diagram




Fig.4-1-2 Bootstrap Circuit Diagram

Full SiC Super Mini DIIPM APPLICATION NOTE

4.2 Bootstrap Supply Circuit Current at Switching State

Bootstrap supply circuit current I_{DB} at steady state is maximum 0.38mA for PSF15S92F6-A6 and 0.35mA for PSF25S92F6-A6. But at switching state, because gate charge and discharge are repeated by switching, the circuit current exceeds 0.38mA (or 0.35mA) and increases proportional to carrier frequency. For reference, Fig.4-2-1~2 show I_{DB} - carrier frequency f_c characteristics for each current rating product.

Conditions: $V_{DD}=450V$, $V_D=V_{DB}=18V$, $T_{ch}=125^\circ C$




Fig.4-2-1 I_{DB} vs. Carrier frequency for PSF15S92F6-A6




Fig.4-2-2 I_{DB} vs. Carrier frequency for PSF25S92F6-A6

4.3 Note for designing the bootstrap circuit

When each device for bootstrap circuit is designed, it is necessary to consider various conditions such as temperature characteristics, change by lifetime, variation and so on. Note for designing these devices are listed as below. For more detail information about driving by the bootstrap circuit, refer the DIIPM application note "*Bootstrap Circuit Design Manual*"

(1) Bootstrap capacitor

Electrolytic capacitors are used for BSC generally. And recently ceramic capacitors with large capacitance are also applied. But DC bias characteristic of the ceramic capacitor when applying DC voltage is considerably different from that of electrolytic capacitor. (Especially large capacitance type) Some differences of capacitance characteristics between electrolytic and ceramic capacitors are listed in Table 4-3-1.

Table 4-3-1 Differences of capacitance characteristics between electrolytic and ceramic capacitors

	Electrolytic capacitor	Ceramic capacitor (large capacitance type)
Temperature characteristics (Ta: -20~ 85°C)	<ul style="list-style-type: none"> Aluminum type: Low temp.: -10% High temp: +10% Conductive polymer aluminum solid type: Low temp.: -5% High temp: +10% 	Different due to temp. characteristics rank Low temp.: -5%~0% High temp.: -5%~-10% (in the case of B,X5R,X7R ranks)
DC bias characteristics (Applying DC18V)	Nothing within rating voltage	Different due to temp. characteristics, rating voltage, package size and so on -70%~-15%

DC bias characteristic of electrolytic capacitor is not matter. But it is necessary to note ripple capability by repetitive charge and discharge, life time which is greatly affected by ambient temperature and so on. Above characteristics are just example data which are obtained from the WEB, please refer to the capacitor manufacturers about detailed characteristics.

(2) Bootstrap diode

Full SiC DIIPM integrates bootstrap diode for P-side driving supply. This BSD incorporates current limiting resistor. So there isn't any limitation about bootstrap capacitance like former PS219A* has (22μF or less in the case of one long pulse initial charging). The VF-IF characteristics (including voltage drop by built-in current limiting resistor) is shown in Fig.4-3-1 and Table 4-3-2.




Fig.4-3-1 VF-IF curve for bootstrap Diode (the right figure is enlarged view)

Table 4-3-2 Electric characteristics of built-in bootstrap diode

Item	Symbol	Condition	Min.	Typ.	Max.	Unit
Bootstrap Di forward voltage	V_F	$I_F=10mA$ including voltage drop by limiting resistor	0.9	1.3	1.7	V
Built-in limiting resistance	R	Included in bootstrap Di	48	60	72	Ω

Full SiC Super Mini DIPIPM APPLICATION NOTE

4.4 Initial charging in bootstrap circuit

In the case of applying bootstrap circuit, it is necessary to charge to the BSC initially because voltage of BSC is 0V at initial state or it may go down to the trip level of under voltage protection after long suspending period (even 1s). BSC charging is performed by turning on all N-side MOSFET normally. When outer load (e.g. motor) is connected to the DIPIPM, BSC charging may be performed by turning on only one phase N-side MOSFET since potential of all output terminals will go down to GND level through the wiring in the motor. But its charging efficiency might become lower due to some cause. (e.g. wiring resistance of motor)

There are mainly two procedures for BSC charging. One is performed by one long pulse, and another is conducted by multiple short pulses. Multi pulse method is used when there are some restriction like control supply capability and so on.




Fig.4-4-1 Initial charging root




Fig.4-4-2 Example of waveform by one charging pulse

Initial charging needs to be performed until voltage of BSC exceeds recommended minimum supply voltage 18V. (It is recommended to charge as high as possible with consideration for voltage drop between the end of charging and start of inverter operation.)

After BSC was charged, it is recommended to input one ON pulse to the P-side input for reset of internal IC state before starting system. Input pulse width is needed to be longer than allowable minimum input pulse width PWIN(on). (e.g. 0.7μs or more for Full SiC Super mini DIPIPM. Refer the datasheet for each product.)

CHAPTER 5 Interface Demo Board

5.1 Super mini DIIPM Ver.6 Interface Demo Board

This chapter describes the interface demo board of Full SiC Super mini DIIPM as a reference for the design of user application PCB with Full SiC Super mini DIIPM.

(1) Demo Board Outline EVA11-SDIP

The demo board can mount the minimum necessary components of Full SiC Super mini DIIPM interface shown in Fig.5-1-1.




Fig.5-1-1 Demo board interface circuit for EVA11-SDIP (Mounting example Super mini DIIPM Ver.6 series)

(2) Caution

- This interface board is designed to evaluate our all Super Mini DIIPM series, so requires some changes for its wiring and component parts before the evaluation. Please refer its user manual for the details.
- This interface board hires three shunt resistors for the current detection and comparator (IC1) for the SC protection circuit. Please set shunt SC trip level less than the IGBT or MOSFET minimum saturation current (1.7 times as large as the rated current for Full SiC DIIPM). For one shunt resistor operation, please insert jumper wires J1 and J2 to connect UN, VN, and WN patterns.
- Full SiC DIIPM include bootstrap diodes (BSD), so please remove initial bootstrap diodes (D1~D3) from the evaluation board.
- Please connect the evaluation board and signal source (e.g. MCU board) as short as possible.
- This evaluation board is made for your quick and temporary evaluation and above patterns and parts list are examples. We cannot guarantee the proper operation of this PCB in all case. When selecting parts and design patterns for your PCB, please comply with your design standard and consider life time, reliability and so on.

Full SiC Super Mini DIPIPM APPLICATION NOTE

(3) Demo Board Photo (Board dimension: 60mm×72mm, pattern thickness: 70μm)




Fig.5-1-2 Interface demo board photo EVA11-SDIP

(Note 1) When driving Full SiC DIPIPM, the control supply voltage should be 18V typical. Conventional Super mini DIPIPM requires 15V typical supply instead.

(Note 2) Mounted circuit parts and printing contents on the board are subject to be changed without notice.

Full SiC Super Mini DIIPM APPLICATION NOTE

5.2 Interface demo board pattern

(1) Circuit Schematic




Fig.5-2-1 Demo board circuit schematic

Note: Although Zener diodes are not installed to P-side three floating drive supplies (between V_{UFB}-U, V_{VFB}-V, V_{WFB}-W) on this demo board, it is highly recommended to add these zener diodes in actual system board.

Full SiC Super Mini DIIPM APPLICATION NOTE

(2) I/F board parts list

Table5-2-1 Parts list (only for reference)

Symbol	Type Name	Description	Note
IC1	RT8H052C	Overcurrent protection IC	ISAHAYA
Q1	ISA1235AC1	-0.2A -50V Transistor	ISAHAYA
ZD1	CMZB24	24V 1W Zener Diode	Toshiba
D1~3	D1FK60	0.8A 600V Diode	Shindengen
C1~3	UPW1H220MDD	22μF 50V Al electrolytic capacitor	Nichicon
C4~8,10	GRM188R71H102K	1000pF 50V ceramic capacitor	Murata
C9	UPW1E101MED	100μF 25V Al electrolytic capacitor	Nichicon
C11	GRJ55DR72J224KWJ1	0.22μF 630V snubber capacitor	Murata
C12~20	GRM188R71H102K	1000pF 50V ceramic capacitor	Murata
C21,22	GRM188R71H104K	0.1μF 50V ceramic capacitor	Murata
R1	CR1/16W103F	1/16W 10KΩ	Hokuriku Denko
R2	CR1/16W512F	1/16W 5.1KΩ	Hokuriku Denko
R3	CR1/16W202F	1/16W 2KΩ	Hokuriku Denko
R4-1,2,3	SL2TTE33L0F	2W 33mΩ Current sensing resistor	KOA
R5~10	CR1/16W101F	1/16W 100Ω	Hokuriku Denko
R11~13	CR1/16W100F	1/16W 10Ω	Hokuriku Denko
R14~16	CR1/16W152F	1/16W 1.5kΩ	Hokuriku Denko
R17	CR1/16W153F	1/16W 15kΩ	Hokuriku Denko
R18	CR1/16W162F	1/16W 1.6kΩ	Hokuriku Denko
R19	CR1/16W102F	1/16W 1kΩ	Hokuriku Denko
R20	CR1/16W472F	1/16W 4.7kΩ	Hokuriku Denko
CN1	B6P-VH	6pin Socket	JST
CN2	B5P-VH	5pin Socket	JST
T2	B3P-VB-2	3-terminal connector	JST
T3-1,2	TP42097-21	Tab	Rhythm Kyoushin
J1,2		Jumper 3.5mm pitch	
DIIPM	PS*	Super Mini DIIPM Ver.4~6	Mitsubishi

(Note) The evaluation board does not mount initially either C10, R3, J1, J2 or DIIPM. These mounted parts are subject to be changed without notice.

(3) PCB pattern layout





Fig.5-2-2 Demo board PCB pattern layout

CHAPTER 6 PACKAGE HANDLING

6.1 Packaging Specification



Quantity:

12pcs per 1 tube

Total amount in one box (max):

Tube Quantity: $5 \times 7 = 35$ pcs
IPM Quantity: $35 \times 12 = 420$ pcs

When it isn't fully filled by tubes at top stage, cardboard spacers or empty tubes are inserted for filling the space of top stage.


Weight (max):

About 8.5g per 1pcs of DIIPM
About 200g per 1 tube
About 8.3kg per 1 box

Spacers are put on the top and bottom of the box. If there is some space on top of the box, additional buffer materials are also inserted.

Fig.6-1-1 Packaging Specification

6.2 Handling Precautions

 <h1 style="font-size: 2em; margin: 0;">Cautions</h1>	
Transportation	<ul style="list-style-type: none"> •Put package boxes in the correct direction. Putting them upside down, leaning them or giving them uneven stress might cause electrode terminals to be deformed or resin case to be damaged. •Throwing or dropping the packaging boxes might cause the devices to be damaged. •Wetting the packaging boxes might cause the breakdown of devices when operating. Pay attention not to wet them when transporting on a rainy or a snowy day.
Storage	<ul style="list-style-type: none"> •We recommend temperature and humidity in the ranges 5-35°C and 45-75%, respectively, for the storage of modules. The quality or reliability of the modules might decline if the storage conditions are much different from the above.
Long storage	<ul style="list-style-type: none"> •When storing modules for a long time (more than one year), keep them dry. Also, when using them after long storage, make sure that there is no visible flaw, stain or rust, etc. on their exterior.
Surroundings	<ul style="list-style-type: none"> •Keep modules away from places where water or organic solvent may attach to them directly or where corrosive gas, explosive gas, fine dust or salt, etc. may exist. They might cause serious problems.
Flame resistance	<ul style="list-style-type: none"> •The epoxy resin and the case materials are flame-resistant type (UL standard 94-V0), but they are not nonflammable.
Static electricity	<ul style="list-style-type: none"> •ICs and power chips with MOS gate structure are used for the DIIPM power modules. Please keep the following notices to prevent modules from being damaged by static electricity. <p>(1) Precautions against the device destruction caused by the ESD When the ESD of human bodies, packaging and etc. are applied to terminal, it may damage and destroy devices. The basis of anti-electrostatic is to inhibit generating static electricity possibly and quick dissipation of the charged electricity.</p> <ul style="list-style-type: none"> •Containers that charge static electricity easily should not be used for transit and for storage. •Terminals should be always shorted with a carbon cloth or the like until just before using the module. Never touch terminals with bare hands. •Should not be taking out DIIPM from tubes until just before using DIIPM and never touch terminals with bare hands. •During assembly and after taking out DIIPM from tubes, always earth the equipment and your body. It is recommended to cover the work bench and its surrounding floor with earthed conductive mats. •When the terminals are open on the printed circuit board with mounted modules, the modules might be damaged by static electricity on the printed circuit board. •If using a soldering iron, earth its tip. <p>(2) Notice when the control terminals are open</p> <ul style="list-style-type: none"> •When the control terminals are open, do not apply voltage between the drain and Source. It might cause malfunction. •Short the terminals before taking a module off.

Important Notice

The information contained in this datasheet shall in no event be regarded as a guarantee of conditions or characteristics. This product has to be used within its specified maximum ratings, and is subject to customer's compliance with any applicable legal requirement, norms and standards.

Except as otherwise explicitly approved by Mitsubishi Electric Corporation in a written document signed by authorized representatives of Mitsubishi Electric Corporation, our products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

In usage of power semiconductor, there is always the possibility that trouble may occur with them by the reliability lifetime such as Power Cycle, Thermal Cycle or others, or when used under special circumstances (e.g. condensation, high humidity, dusty, salty, highlands, environment with lots of organic matter / corrosive gas / explosive gas, or situations which terminals of semiconductor products receive strong mechanical stress). Therefore, please pay sufficient attention to such circumstances. Further, depending on the technical requirements, our semiconductor products may contain environmental regulation substances, etc. If there is necessity of detailed confirmation, please contact our nearest sales branch or distributor.

The contents or data contained in this datasheet are exclusively intended for technically trained staff. Customer's technical departments should take responsibility to evaluate the suitability of Mitsubishi Electric Corporation product for the intended application and the completeness of the product data with respect to such application. In the customer's research and development, please evaluate it not only with a single semiconductor product but also in the entire system, and judge whether it's applicable. As required, pay close attention to the safety design by installing appropriate fuse or circuit breaker between a power supply and semiconductor products to prevent secondary damage. Please also pay attention to the application note and the related technical information.

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi Electric Semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
- Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Electric Semiconductor home page (<http://www.MitsubishiElectric.com/semiconductors/>).
- When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or re-export contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Electric Semiconductor product distributor for further details on these materials or the products contained therein.

The company names and the product names described herein are the trademarks or registered trademarks of the respective companies.

© MITSUBISHI ELECTRIC CORPORATION. ALL RIGHTS RESERVED.
DIIPM and CSTBT are trademarks of MITSUBISHI ELECTRIC CORPORATION.